[logo] 
Home
News
Activity
About/Contact
 Major Tools
 .. BugVise
 .. Dinotrace
 .. Verilator
 .. Verilog-mode
 .. Verilog-Perl
 .. Vregs
 Other Tools
 .. Gspice
 .. IPC::Locker
 .. Schedule::Load
 .. SVN::S4
 .. Synopsys-modes
 .. SystemPerl
 .. Verilog-Pli
 .. Voneline
 General Info
 .. Book Tips
 .. Papers

About / Contact Veripool

About Us

Veripool was established in 1998 as a repository of the authors' ASIC and electrical engineering tools. Since then, more tools have been added, and generally the Open Source movement has caught on. Yeah.

Contact Us

If you have questions, comments, or want to receive notifications about new versions of a specific tool, click on the tool's name at left, then click the "Lists" tab in the top toolbar.

If you have general questions or feedback about the website, email . Please put "Veripool" in the subject to reduce the chances it is tagged as spam.

Advertisements

In case you're wondering, we don't make enough money off the advertisements to pay for our web hosting fees, but it helps offset it a bit.

Also available in: HTML TXT