[logo] 
Home
News
Activity
About/Contact
 Major Tools
 .. BugVise
 .. Dinotrace
 .. Verilator
 .. Verilog-mode
 .. Verilog-Perl
 .. Vregs
 Other Tools
 .. Gspice
 .. IPC::Locker
 .. Schedule::Load
 .. SVN::S4
 .. Synopsys-modes
 .. SystemPerl
 .. Verilog-Pli
 .. Voneline
 General Info
 .. Book Tips
 .. Papers

Verilog-Perl 3.024 Released

Added by Wilson Snyder 148 days ago

Verilog::Language 3.024 2008/04/02 is released:

  • Verilog::Parser will now start parsing using the keywords based on the Verilog::Language::language_standard setting.
  • Fix vhier ignoring --language option. [Martin Scharrer]
  • Fix SystemVerilog parameterized defines with `` expansion, and fix extra whitespace inserted on substitution. [Vladimir Matveyenko]
  • Fix missing uwire keyword in Verilog::Language. [Jonathan David]
  • Fix parse error on min:typ:max delay pairs, bug34575. [Martin Scharrer]

Comments