[logo] 
Home
News
Activity
About/Contact
 Major Tools
 .. BugVise
 .. Dinotrace
 .. Verilator
 .. Verilog-mode
 .. Verilog-Perl
 .. Vregs
 Other Tools
 .. Gspice
 .. IPC::Locker
 .. Schedule::Load
 .. SVN::S4
 .. Synopsys-modes
 .. SystemPerl
 .. Verilog-Pli
 .. Voneline
 General Info
 .. Book Tips
 .. Papers

Issue #26

wrong circular logic detect

Added by cy wang 36 days ago. Updated 36 days ago.

Status :New Start :07/23/2008
Priority :Normal Due date :
Assigned to :- % Done :

0%
Category :-
Target version :-

Description

The circular logic detector needs to consider index of wire. The attached file is a simple example to demo it. Although the design is not circular, verilator detect it as circular design. Thank you.

my_test.v (156 Bytes) cy wang, 07/23/2008 07:22 AM

History

07/23/2008 09:48 AM - cy wang

cy wang wrote:

The circular logic detector needs to consider index of wire. The attached file is a simple example to demo it. Although the design is not circular, verilator detect it as circular design. Thank you.

I read the document. The problem was reported. please close this issue. Thank you.

Also available in: Atom PDF