[logo] 
Home
News
Activity
About/Contact
 Major Tools
 .. BugVise
 .. Dinotrace
 .. Verilator
 .. Verilog-mode
 .. Verilog-Perl
 .. Vregs
 Other Tools
 .. Gspice
 .. IPC::Locker
 .. Schedule::Load
 .. SVN::S4
 .. Synopsys-modes
 .. SystemPerl
 .. Verilog-Pli
 .. Voneline
 General Info
 .. Book Tips
 .. Papers

Issue #24

synopsys translate_off and synopsys translate_on

Added by cy wang 37 days ago. Updated 37 days ago.

Status :Rejected Start :07/22/2008
Priority :Low Due date :
Assigned to :- % Done :

0%
Category :-
Target version :-

Description

//synopsys translate_off
     non-synthesizable code
//synopsys translate on

I comment this region by hand.
If verilator can automatically do it, It will reduce manual effort.

History

07/22/2008 12:57 AM - Wilson Snyder

  • Status changed from New to Rejected

Absolutely not for religious reasons. translate_offs are horrors and I'm not going to encourage them; you should be using ifdefs instead. See for example my paper http://www.veripool.org/papers/TenIPEdits_SNUGBos07_paper.pdf

Also available in: Atom PDF